## WHAT IS CLAIMED IS:

- 1		1. A flat panel display, comprising:
2		a gate line, a data line and a power supply line formed on an insulation substrate;
3		a pixel region defined by the gate line, the data line and the power supply line; and
4		a pixel comprising a pixel electrode arranged in the pixel region, the pixel electrode being
#5* #	forme	ed-on the same layer: as the power supply line.
1		2. The flat panel display of claim 1, the power supply line being formed on a layer different
2	from	the gate line and data line.
1		3. The flat panel display of claim 1, the power supply line and pixel electrode both being
2	forme	ed of the same material.
1		4. The flat panel display of claim 3; the power supply line and pixel electrode being formed
2	of a n	naterial having both a low resistivity and a high reflectivity.
1		5. The flat panel display of claim 4, the power supply line and the pixel electrode being
2	. forme	ed of a single film of a material being selected from the group consisting of Au, Pt, Ni, Cr, a
3	lamir	nated Ni/Al/Ni film, a laminated Ag/ITO film and a laminated Al/ITO film.

6. A flat panel display, comprising:

1

2

\_ 3

5

6

9

10

1

2

1

2

1

2

3

a thin film transistor comprising source and drain electrodes, formed on an insulation substrate;

an insulation film formed on the insulation substrate and on the thin film transistor, the insulation film being perforated by first and second contact holes exposing the source and drain electrodes respectively;

electrodes through one of the first and second contact holes; and

a power supply layer formed on the insulation film and connected to the other one of the source and drain electrodes through the other one of the first and second contact holes.

- 7. The flat panel display of claim 6, the power supply layer and pixel electrode being formed of the same material.
- 8. The flat panel display of claim 6, the power supply layer and pixel electrode being formed of a material having both a low resistivity and a high reflectivity.
- 9. The flat panel display of claim 7, wherein the pixel electrode and the power supply layer being formed of a single film of a material selected from the group consisting of Au, Pt, Ni, Cr, a laminated Ni/Al/Ni film, a laminated Ag/ITO film and a laminated Al/ITO film.

		~		•• •	
1 / \	Λ.	4104	manal	dicalast	comprising:
111	-	1141	Danet	uisuiav.	COMBUISINE.
			P		

2

\_ 3

5

6

8

9

10

11

12

1

2

1

2

3

1

an insulation substrate divided into a plurality of pixel regions and comprising a plurality of thin film transistors, each thin film transistor being arranged in corresponding ones of said plurality of pixel regions;

an insulation film formed on the substrate;

a plurality of pixel electrodes formed on the insulation film and being electrically connected to corresponding ones of said plurality of thin film transistors in corresponding ones of said plurality of pixel regions; and

a power supply layer formed on the insulation film such that the power supply layer is electrically separated from the plurality of pixel electrodes, said power supply layer being electrically connected to each of the plurality of thin film transistors and supplying power to each of the plurality of thin film transistors.

- 11. The flat panel display of claim 10, the power supply layer being formed in a grid shape in which corresponding ones of said plurality of pixel electrodes being disposed in each grid.
- 12. The flat panel display of claim 10, the power supply layer being formed in a line shape in which the power supply layer is arranged between corresponding ones of said plurality of pixel electrodes, said power supply layer being arranged in one of a row or a column.
  - 13. The flat panel display of claim 10, the power supply layer having a surface electrode

- shape in which the power supply layer is formed on a whole surface of the substrate and being electrically separated from each of the plurality of pixel electrodes.
  - 14. A method of fabricating a flat panel display, comprising the steps of:
  - forming a thin film transistor comprising source and drain electrodes, the thin film transistor being formed on an insulation substrate;
  - forming an insulation film on the substrate;

2

3

• • 4.

5

6

7

8

9

10

11

12

l

2

1

2

- etching the insulation film to form a first and a second contact holes that perforate the insulation film, said first and said second contact holes exposing the source and drain electrodes, respectively of the thin film transistor;
  - depositing a pixel electrode material on the substrate; and
- forming a pixel electrode electrically connected to one of the source and drain electrodes through one of the first and second contact holes while simultaneously forming a power supply layer electrically connected to the other one of the source and drain electrodes through the other one of the first and second contact holes by depositing, patterning and etching the pixel electrode material.
- 15. The method of claim 14, the pixel electrode material being formed of a material whose work function is 4.5 or more.
  - 16. The method of claim 14, the pixel electrode material being formed of a material having both a low resistivity and a high reflectivity.

1 17. The method of claim 14, the pixel electrode material being formed of a material being selected from the group consisting of Au, Pt, Ni, Cr, a laminated Ni/Al/Ni film, a laminated Ag/ITO film and a laminated Al/ITO film.